


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide

THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used **Marvin Rich**

Found 2 of 2

Sort results by

☒ [Save results to a Binder](#)
[Try an Advanced Search](#)

Display results

☐ [Search Tips](#)
[Try this search in The ACM Guide](#)
☐ Open results in a new window

Results 1 - 2 of 2

 Relevance scale ☐ ☐ ☐ ☐ ☐

1 [A logic-based approach to system modelling](#)

Anthony Rich, Marvin Solomon

 May 1991 **Proceedings of the 3rd international workshop on Software configuration management**

 Full text available: [pdf\(999.69 KB\)](#)

 Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

2 [Manufacturing simulation consultant's forum \(panel\)](#)

F. Bradley Armstrong, Michelle Benjamin, Marvin Seppanen, Rich Kilgore, Charles White

 December 1997 **Proceedings of the 29th conference on Winter simulation**

 Full text available: [pdf\(764.54 KB\)](#)

 Additional Information: [full citation](#), [index terms](#)

Results 1 - 2 of 2

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

 Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)



Search Results

Results for "[rich m.<in>au]"

Your search matched 12 of 1192192 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

View Session History

New Search

Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

[rich m.<in>au]

Check to search only within this results set

Display Format: Citation & Abstract

Select Article Information

1. Data broadcasting in the USA: low cost delivery alternative and more

Garr, M.J.; Richer, M.S.;
Consumer Electronics, IEEE Transactions on
Volume 36, Issue 4, Nov 1990 Page(s):877 - 884
AbstractPlus | Full Text: PDF(428 KB) IEEE JNL

2. Designing Phase-Locked Oscillators for Synchronization

Rich, M.;
Communications, IEEE Transactions on [Legacy, pre - 1988]
Volume 22, Issue 7, Jul 1974 Page(s):890 - 896
AbstractPlus | Full Text: PDF(576 KB) IEEE JNL

3. Buffer Sharing in Computer-Communication Network Nodes

Rich, M.; Schwartz, M.;
Communications, IEEE Transactions on [Legacy, pre - 1988]
Volume 25, Issue 9, Sep 1977 Page(s):958 - 970
AbstractPlus | Full Text: PDF(1048 KB) IEEE JNL

4. Designing phase locked oscillators for synchronization

Rich, M.;
Circuits and Systems, IEEE Transactions on
Volume 21, Issue 4, Jul 1974 Page(s):466 - 472
AbstractPlus | Full Text: PDF(696 KB) IEEE JNL

5. Some practical considerations regarding an ADT-obssessed design

Nachlieli, E.; Rich, M.;
Software Engineering Journal
Volume 3, Issue 2, March 1988 Page(s):57 - 63
AbstractPlus | Full Text: PDF(608 KB) IEEE JNL

6. Data Broadcasting in the Usa - Low Cost Delivery Alternative and More

Garr, M.J.; Richer, M.S.;
Consumer Electronics, 1990. ICCE 90. IEEE 1990 International Conference on
June 6-8, 1990 Page(s):312 - 313
AbstractPlus | Full Text: PDF(128 KB) IEEE CNF

7. Underwater robotic operations using a decentralized adaptive neurocontroller

Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

BROWSE SEARCH IEEE XPLORE GUIDE

PDF

Pap, R.M.; Parten, C.R.; Rich, M.L.; Lothers, M.; Thomas, C.R.;
Neural Networks for Ocean Engineering, 1991., IEEE Conference on
15-17 Aug. 1991 Page(s):197 - 206
AbstractPlus | Full Text: PDF(556 KB) IEEE CNF

8. X-ray source production in foil implosion machines

Rich, M.; Matyska, W.;
Pulsed Power Conference, 1995. Digest of Technical Papers, Tenth IEEE International
Volume 2, 3-6 July 1995 Page(s):983 - 988 vol.2
AbstractPlus | Full Text: PDF(288 KB) IEEE CNF

9. PROCYON: 18-MJ, 2-ns pulsed power system

Goforth, J.H.; Anderson, B.G.; Anderson, W.E.; Atchinson, W.L.; Bartram, E.; Banage, R.L.; Brownell, J.H.; Findlay, C.E.; Fowler, C.M.; Garcia, O.F.; Helme, G.J.; Herrera, D.; Hockaday, M.Y.; Idronek, G.; King, J.C.; Lindemuth, I.R.; Lopez, E.A.; Marsh, S.P.; Ma Matyska, W.; Nishihaji, G.T.; Thompson, M.C.; Oona, H.; Peterson, D.L.; Reinovsky, R.; Shachter, J.S.; Sowder, K.D.; Stokes, J.L.; Tabata, L.J.; Torres, D.T.; Veaser, L.R.; Yi
Pulsed Power Conference, 1995. Digest of Technical Papers, Tenth IEEE International
Volume 1, 3-6 July 1995 Page(s):478 - 483 vol.1
AbstractPlus | Full Text: PDF(408 KB) IEEE CNF

10. Megabar liner experiments on Pegasus II

Lee, H.; Bartsch, R.R.; Bowers, R.L.; Anderson, W.; Atchinson, W.L.; Chien, R.E.; Cod H.; Pfatts, D.; Rich, M.; Shanahan, W.R.; Scudder, D.W.; Stokes, J.; Veaser, L.; Brost Pulsed Power Conference, 1997. Digest of Technical Papers, 1997 11th IEEE Internat
Volume 1, 29 June-2 July 1997 Page(s):366 - 371 vol.1
AbstractPlus | Full Text: PDF(460 KB) IEEE CNF

11. Experimental verification of a 60 K thermal storage unit

Bugby, D.C.; Sloutter, C.J.; Rich, M.;
Energy Conversion Engineering Conference, 1997. IECEC-97. Proceedings of the 32nd
27 July-1 Aug. 1997 Page(s):1427 - 1432 vol.2
AbstractPlus | Full Text: PDF(628 KB) IEEE CNF

12. Trade studies on IR gimbaled optics cooling technologies

Rich, M.; Sloyanof, M.; Gialster, D.;
Aerospace Conference, 1998. Proceedings. IEEE
Volume 5, 21-28 March 1998 Page(s):255 - 267 vol.5
AbstractPlus | Full Text: PDF(1104 KB) IEEE CNF

Indexed by
InspecHelp Contact Us Privacy &
© Copyright 2005 IEEE -



Search Session History

Edit an existing query or
compose a new query in the
Search Query Display.

Select a search number (#)
to:

- Add a query to the Search
Query Display
- Combine search queries
using AND, OR, or NOT
- Delete a search
- Run a search

Recent Search Queries

#1 (mistra a.<in>au)

#2 (rich m.<in>au)

Indexed by
inspec

Help Contact Us Privacy &
© Copyright 2005 IEEE -

Home | Login | Logout | Access Information | Alerts |
Welcome United States Patent and Trademark Office

BROWSE SEARCH IEEE XPLORE GUIDE

Thu, 7 Jul 2005, 6:15:42 PM EST

Search Query Display

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)Search: ☒ The ACM Digital Library ☐ The Guide**SEARCH**

Nothing Found

Your search for **+author:Ashutosh +author:Misra** did not return any results.

You may want to try an [Advanced Search](#) for additional options.

Please review the [Quick Tips](#) below or for more information see the [Search Tips](#).

Quick Tips

- Enter your search terms in lower case with a space between the terms.

sales offices

You can also enter a full question or concept in plain language.

Where are the sales offices?

- Capitalize proper nouns to search for specific people, places, or products.

John Colter, Netscape Navigator

- Enclose a phrase in double quotes to search for that exact phrase.

"museum of natural history" "museum of modern art"

- Narrow your searches by using a **+** if a search term must appear on a page.

museum +art

- Exclude pages by using a **-** if a search term must not appear on a page.

museum -Paris

Combine these techniques to create a specific search query. The better your description of the information you want, the more relevant your results will be.

museum +"natural history" dinosaur -Chicago

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)Search: ☒ The ACM Digital Library ☐ The Guide**SEARCH**

Nothing Found

Your search for **+author:Marvin +author:J. +author:Rich** did not return any results.

You may want to try an [Advanced Search](#) for additional options.

Please review the [Quick Tips](#) below or for more information see the [Search Tips](#).

Quick Tips

- Enter your search terms in lower case with a space between the terms.

sales offices

You can also enter a full question or concept in plain language.

Where are the sales offices?

- Capitalize proper nouns to search for specific people, places, or products.

John Colter, Netscape Navigator

- Enclose a phrase in double quotes to search for that exact phrase.

"museum of natural history" "museum of modern art"

- Narrow your searches by using a **+** if a search term must appear on a page.

museum +art





- Exclude pages by using a **-** if a search term must not appear on a page.

museum -Paris

Combine these techniques to create a specific search query. The better your description of the information you want, the more relevant your results will be.

museum +"natural history" dinosaur -Chicago

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.
[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)

Results 1 - 10 of about 194,000 for linking delay calculation. (0.34 seconds)

Antenna & Propagation engineering - Antenna group delay - HFSS ...
Antenna group delay - HFSS calculation. thread247-123487 ... (Add Stickiness To
Your Site By Linking To This Professionally Managed Technical Forum) ...
www.php-tips.com/viewthread.php?tid=123487&pages=1 - 21k - Cached - Similar pages

(DAC.01 Item 38 ...
The real-time delay calculation is embedded in a product called Timing Sign-off (TSO) ...
... Reduced/compacted parasitics output to binary for linking into STA ...
www.deepchip.com/files/dac01-38.html - 21k - Cached - Similar pages

EETimes.com
Loading and linking creates the final executable; the delay calculation module (DCM).
The EDA tool invokes the DCM during execution to perform the necessary ...
www.seetimes.com/editorial/1996/dataware9607.html - 61k - Cached - Similar pages

Traffic Congestion and Reliability: Linking Solutions to Problems
The Linking Solution is a Reliability Engineering Report ...
This section presents the calculation of the travel time index ...
ops.fhwa.dot.gov/congestion_report/appendix_C.htm - 8k - Cached - Similar pages

Text from "Economic Analysis: Applications to Work Zones"
The formula above is the most basic calculation of present value ... Some agencies
reset valuation of user delay caused by construction; however ...
ops.fhwa.dot.gov/wz/workshops/accessible/Gabler.htm - 24k - Cached - Similar pages

psj Integrated Logical and Physical Design February 1998 Massoud ...
File Format: Adobe PostScript - View as Text
Linking Layout to Logic Synthesis: A Unification-Based Approach ... Use a high
order moment matching model for interconnect delay calculation during routing ...
atrk.usc.edu/~massoud/Papers/ily-talk.ps - Similar pages

Ethernet: The Definitive Guide, Chapter 13: Multi-Segment ...
Linking media segments together with equipment not described in the standard ...
To complete the PDV calculation, you add the entire set of segment delay ...
www.ethermanage.com/ethernet/ch13-ora/ch13.html - 100k - Cached - Similar pages

Delay line
A delay line is a Quick Facts about: transmission line ... A band of nerve fibers
linking the medulla oblongata and the cerebellum with the midbrainpons, ...
www.absoluteastronomy.com/encyclopedia/d/delay_line.htm - 16k - Cached - Similar pages

Index of CCE32
A Method for Linking Process-level Variability to System Performances ...
Statistical Delay Calculation with Vector Synthesis Model (PSJ Trans., Vol.41, ...
www.i.kyoto-u.ac.jp/publication/cgi-bin/konkyuu_list.cgi?lang=eng&year=2000&branch=CCE32 - 6k - Cached - Similar pages

proj ARCHITECTS & ENGINEERS SPECIFICATION MSP22a Dual-Channel Multitask ...
File Format: PDF/Acrobat - View as HTML
delay with automatic distance calculation, plus a 2-way cross-over mode ...
provided, and linking of 2 units shall allow creation of dual 4x4 mix matrices. ...
www.bamp.com/pdf/MSP22ebrc.pdf - Similar pages

Googooooooooogle
Result Page: 1 2 3 4 5 6 7 8 9 10 Next

which 2 ...

Keywords: capacitive coupling noise, crosstalk noise, gate sizing, post-layout optimization, transistor sizing

" Post-Layout Timing-Driven Cell Placement Using an Accurate Net Length Model With Movable Steiner Points "

Alimi, Masoud Redam
August 2003
Proceedings of the 2003 ACM/IEEE International Symposium on Low Power Electronics and Design

Full text available: [Download PDF](#)

This paper presents a new algorithm for timing-driven cell placement using the notion of movable Steiner points. The algorithm is based on a novel heuristic that iteratively refines the placement of the EDA design flow. Unlike conventional flows that perform placement and routing in two separate steps and use rough estimates of the net lengths during placement, our algorithm uses accurate net lengths by considering the net topologies during the Elmore delay calculation step and ...

Integrating Logic Retiming and Register Placement

Timothy J. Callahan, Philip Chong, André DeHon, John Wawrzyniak
August 2003
Proceedings of the 2003 ACM/IEEE International Symposium on Low Power Electronics and Design

Full text available: [Download PDF](#)

Filling and slotting: analysis and algorithms

Anwar B. Kishor, Gabriel Robins, Vishal Singh, Huijuan Wang, Alexander Zelikovsky
August 2003
Proceedings of the 2003 ACM/IEEE International Symposium on Low Power Electronics and Design

Full text available: [Download PDF](#)

In very deep-submicron VLSI, certain manufacturing steps (notably optical exposure, resist development and etch, chemical vapor deposition, and metal deposition) are performed in a batch process. To make these effects uniform and predictable, the layout itself must be made uniform with respect to certain density parameters. Traditionally, only foundries have performed the p ...

IDA: Interconnect delay analysis for integrated circuits

De Gey, J. B., Reed, M., Reuten, G., Wille, A.
August 2003
Proceedings of the 2003 ACM/IEEE International Symposium on Low Power Electronics and Design

Full text available: [Download PDF](#)

A delay analysis program has been developed to compute the signal propagation delays attributed to RC interconnection networks. The program is based on a novel algorithm that computes the delays of MOS transistors and the delays of the interconnects. The program simulates nets connected through transmission gates as single entities referred to as "supernets". In order to obtain a single set of realistic lumped delays for nets with transmission gates, a delay path analysis and reduction algorithm is used.

Propagation delay calculation for interconnection nets on printed circuit boards by reflected waves

Reine Hates, Wolfgang Weisenast, Gerhard Bickel, Klaus Böhmer
August 2003
Proceedings of the 2003 ACM/IEEE International Symposium on Low Power Electronics and Design

Full text available: [Download PDF](#)

Design strategies for active power reduction: UDSM (ultra-deep sub-micron)-aware post-layout power optimization for ultra-low-power CMOS VLSI

Kyu-won Choi, Abhijit Chatterjee
August 2003
Proceedings of the 2003 ACM/IEEE International Symposium on Low Power Electronics and Design

Full text available: [Download PDF](#)

In this paper, we propose an efficient approach to minimize total power (switching, short-circuit, and leakage power) without performance loss for ultra-low power CMOS circuits in nanometer technologies. We present a framework for combining supply/reduced voltage scaling, gate sizing, and transistor-level optimization. The framework is designed to be efficient and effective, which ensures that the total slack budget is maximal and the total power is minimal in the presence of back ...

Keywords: device and interconnect co-optimization, low-power design, nanometer design, time slack distribution

" Advances in FPGA CAD: The effect of post-layout pin permutation on timing

Yurheng Ding, Peter Suars, Nanchi Chou
August 2003
Proceedings of the 2003 ACM/IEEE International Symposium on Low Power Electronics and Design

Full text available: [Download PDF](#)

In this paper we study the effect of post-layout pin permutation of designs for FPGA devices with non-uniform cell delays. We present a simple, but timing optimal, pin permutation scheme, and report the results of applying the scheme on a set of public logic synthesis benchmark designs that were synthesized and placed by state-of-the-art commercial FPGA design tools configured to maximum optimization level. Despite the preceding optimizations, we still observed an average timing improvement of 3 ...

Keywords: FPGA, logic synthesis, placement, timing optimization

Fast module mapping and placement for datapaths in FPGAs

Timothy J. Callahan, Philip Chong, André DeHon, John Wawrzyniak
August 2003
Proceedings of the 2003 ACM/IEEE International Symposium on Low Power Electronics and Design

Full text available: [Download PDF](#)

By tailoring a compiler tree-parsing tool for datapath module mapping, we produce good quality results for datapath synthesis in very fast run time. Rather than flattening the design to gates, we preserve the datapath structure; this allows exploitation of specialized datapath features in FPGAs, retains regularity, and also results in a smaller problem size. To further achieve high mapping speed, we formulate the problem as tree covering and solve it efficiently with a linear-time dynamic pr ...

MIDAS: integrated CAD for total system design

W. M. Budney, S. K. Holawa
August 2003
Proceedings of the 2003 ACM/IEEE International Symposium on Low Power Electronics and Design

Full text available: [Download PDF](#)

Control Data's Modular Integrated Design Automation System (MIDAS) is a highly integrated CAD system supporting the full range of activities required for the design of complex digital systems. From schematic capture through design verification and manufacturing, MIDAS emphasizes a structured top-down approach, from chips to supercomputers. MIDAS is fully hierarchical and is capable of managing and controlling the design of some of the world's largest computers, as well as speeding up the de ...

YAMP: a VHDL based concept for accurate modeling and post layout timing simulation of electronic systems

Bernhard Wunder, Günther Lehmann, Klaus D. Müller-Glaser
August 2003
Proceedings of the 2003 ACM/IEEE International Symposium on Low Power Electronics and Design

Full text available: [Download PDF](#)

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 Next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.
Terms of Use Privacy Policy Code of Ethics Contact Us

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#)

Keywords: design methodology, microprocessor, timing, verification

- 8 **Multi-objective circuit partitioning for cutsize and path-based delay minimization**
Cristinel Ababei, Navarathnasothie Selvakumaran, Kia Bazargan, George Karypis
November 2002 **Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design**
Full text available: [pdf\(466.98 KB\)](#) Additional Information: full citation, abstract, references, citations, index terms

In this paper we present multi-objective hMetis partitioning for simultaneous cutsize and circuit delay minimization. We change the partitioning process itself by introducing a new objective function that incorporates a truly path-based delay component for the most critical paths. To avoid semi-critical paths from becoming critical, the traditional slack based delay component is also included in the cost function. The proposed timing driven partitioning algorithm is built on top of the hMetis al ...

9 DA STANDARDS ACTIVITIES

July 1988 **ACM SIGDA Newsletter**, Volume 18 Issue 2
Full text available: [pdf\(1.01 MB\)](#) Additional Information: full citation, abstract

Users of electronic design automation (EDA) systems often discover that their different tools don't talk to each other. Each tool has its own way of expressing design data and these ways are often incompatible.

- 10 **Session 10: Regular Circuit Fabrics (invited): Architecture and synthesis for multi-cycle communication**
Jason Cong, Yiping Fan, Xun Yang, Zhiru Zhang
April 2003 **Proceedings of the 2003 international symposium on Physical design**
Full text available: [pdf\(314.81 KB\)](#) Additional Information: full citation, abstract, references, citations, index terms

For multi-gigahertz designs in nanometer technologies, data transfers on global interconnects take multiple clock cycles. In this paper, we propose a *regular distributed register* (RDR) micro-architecture for multi-cycle on-chip communication. An RDR architecture structurally consists of a two-dimensional array of islands, each of which contains a cluster of computational logic and local register files. We also propose a new synthesis methodology based on the RDR architecture. Novel layout ...

Keywords: RDR, binding, deep sub-micron, interconnect, multi-cycle communication, placement, scheduling, timing closure

- 11 **Integrating logic retiming and register placement**
Tzu-Chieh Tien, Hsiao-Pin Su, Yu-Wen Tsay, Yih-Chih Chou, Youn-Long Lin
November 1998 **Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design**
Full text available: [pdf\(440.79 KB\)](#) Additional Information: full citation, references, citations, index terms

- 12 **Advances in FPGA CAD: The effect of post-layout pin permutation on timing**
Yuzheng Ding, Peter Suaris, Nanchi Chou
February 2005 **Proceedings of the 2005 ACM/STGDA 13th international symposium on Field-programmable gate arrays**
Full text available: [pdf\(327.46 KB\)](#) Additional Information: full citation, abstract, references, index terms

In this paper we study the effect of post-layout pin permutation of designs for FPGA devices with non-uniform cell delays. We present a simple, but timing optimal, pin permutation scheme, and report the results of applying the scheme on a set of public logic synthesis benchmark designs that were synthesized and placed by state-of-the-art commercial FPGA optimization tools configured to maximum optimization level. Despite the preceding optimizations, we still observed an average timing improvement of 3 ...

Keywords: FPCA, logic synthesis, placement, timing optimization

13 A design flow for partially reconfigurable hardware

Ian Robertson, James Irvine
May 2004 **ACM Transactions on Embedded Computing Systems (TECS)**, Volume 3 Issue 2
Full text available: [pdf\(698.30 KB\)](#) Additional Information: full citation, abstract, references, index terms

This paper presents a top-down designer-driven design flow for creating hardware that exploits partial run-time reconfiguration. Computer-aided design (CAD) tools are presented, which complement conventional FPGA design environments to enable the specification, simulation (both functional and timing), synthesis, automatic placement and routing, partial configuration generation and control of partially reconfigurable designs. Collectively these tools constitute the dynamic circuit switching CAD F ...

Keywords: FPGA, Viterbi decoder, configuration control, dynamically reconfigurable logic (DRL), power estimation, run-time reconfiguration (RTR)

- 14 **Novel design methodologies and signal integrity: Temporal functional crossstalk noise analysis**
Donald Chai, Alex Kondratyev, Yajun Ran, Kenneth H. Tseng, Yosinori Watanabe, Malgorzata Marek-Sadowska
June 2003 **Proceedings of the 40th conference on Design automation**
Full text available: [pdf\(177.56 KB\)](#) Additional Information: full citation, abstract, references, index terms

Noise affects circuit operation by increasing gate delays and causing latches to capture incorrect values. This paper proposes a method of characterizing correlation of signal transitions in multiple nets by considering both timing and functionality of the signals, and uses it in an analysis procedure to eliminate noise faults that cannot actually happen when such correlations are considered. It uses four-variable Boolean logic to characterize signal transitions in a time interval, and formulate ...

Keywords: SAT formula, crosstalk noise, timed Boolean logic

- 15 **Physical design and synthesis (panel): merge or die!**
Richard Bushroo, Massoud Pedram, Raul Camposano, Giovanni De Micheli, Antun Domic, Chi-Ping Hsu, Michael Jackson
June 1997 **Proceedings of the 34th annual conference on Design automation - Volume 00**
Full text available: [pdf\(63.96 KB\)](#) Additional Information: full citation, abstract, citations, index terms

Full text available: [pdf\(63.96 KB\)](#) Additional Information: full citation, abstract, citations, index terms

As IC fabrication capabilities extend down to sub-half-micron, the significance of interconnect delay and power dissipation can no longer be ignored. Existing enhancements to synthesis and physical design tools (such as non-linear delay modeling, custom wire load models, back annotation of calculated delays, early coorplanning, post-layout-mapping and resizing) have not been able to solve the problem. It thus remains that tradeoffs in logical

and physical domains must be addressed in an integrate ...

16 [Poster session 1: A practical CAD technique for reducing power/ground noise in DSM](#)

[Circuits](#)

Arindam Mukherjee, Krishna Reddy Duseety, Rajasaktish Sankaranarayan

April 2003 [Proceedings of the 13th ACM Great Lakes symposium on VLSI](#)

Full text available: [pdf\(101.48 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

One of the fundamental problems in Deep Sub Micron (DSM) circuits is Simultaneous Switching Noise (SSN), which causes voltage fluctuations in the circuit power/ground networks. In this work we propose a CAD optimization technique to spread out the switching times of different gates in a circuit to reduce its SSN, by sizing them appropriately. We make sure that its critical delay does not increase while its p/g noise decreases. Our formulation is a Linear Programming one, which we have efficient ...

Keywords: gate sizing, linear programming, low power, power/ground noise, simultaneous switching noise, timing analysis

17 [Post-layout optimization for deep submicron design](#)

Koichi Sato, Masamichi Kawarabayashi, Hideyuki Emura, Naotaka Maeda

June 1996 [Proceedings of the 33rd annual conference on Design automation](#)

Full text available: [pdf\(317.66 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

18 [Combined topological and functionality based delay estimation using a layout-driven approach for high level applications](#)

Champa Ramachandran, Fadi J. Kurdahi

November 1992 [Proceedings of the conference on European design automation](#)

Full text available: [pdf\(654.38 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

19 [Verification of a Complex SoC: The PRO3 Case-Study](#)

F. Andritsiopoulos, C. Charopoulos, G. Doumentis, F. Karoubalis, Y. Mitsos, F. Petreas, I. Theologitou, S. Perissakis, D. Relis

March 2003 [Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2](#)

Full text available: [pdf\(353.23 KB\)](#)

Additional Information: [full citation](#), [abstract](#)
[Publisher Site](#)

In this paper we present the experience gained from the design and verification of a complex network processor. The PRO3 processor1 can operate in either ATM or IP based multiprotocol networking environments, supporting link rates up to 2.4 Gbps. We describe the methodology followed during the verification process, from specifications to silicon prototype test and highlight the problems encountered during the post-layout procedure. To accommodate the application verification a proprietary Debug ...

20 [Poster Session 1: Structured interconnect architecture: a solution for the non-scalability](#)

of bus-based SoCs

Cristian Grecu, Partha Pratim Pande, André Ivanov, Res Saleh

April 2004 [Proceedings of the 14th ACM Great Lakes symposium on VLSI](#)

Full text available: [pdf\(220.40 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Multi-Processor (MP-SoC) platforms are emerging as the latest trend in SoC design. Monolithic bus-based interconnect architectures will not be able to support the clock cycle requirements of these high performance SoCs. Systems having multiple smaller buses, integrated through repeaters or bridges, are possible alternatives. But these kinds of solutions are ad-hoc in nature. By adopting a more structured network-based design paradigm, specific clock cycle requirements can easily be met. The prec ...

Keywords: BFT, MP-SoC, bus, pipelining, scalability

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.
[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)

PORTAL
USPTO

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

Standard delay format"

Feedback Report a problem survey

Terms used standard delay format

Found 15 of 157,956

Sort results by

relevance

Save results to a binder

Try an Advanced Search

Try this search in The ACM Guide

Display results

expanded form

Search Tips

Open results in a new window

Results 1 - 15 of 15

Relevance scale ☐ ☐ ☐ ☐ ☐

1 Advances in synthesis: Implementing asynchronous circuits using a conventional EDA tool-flow

Christos P. Sotiriou

June 2002 **Proceedings of the 39th conference on Design automation**Full text available: [pdf\(107.01 KB\)](#) Additional Information: full citation, abstract, references, citations, index terms

This paper presents an approach by which asynchronous circuits can be realised with a conventional EDA tool flow and conventional standard cell libraries. Based on a gate-level asynchronous circuit implementation technique, direct-mapping, and by identifying the delay constraints and exploiting certain EDA tool features, this paper demonstrates that a conventional EDA tool flow can be used to describe, place, route and timing-verify asynchronous circuits.

Keywords: EDA, asynchronous, tool-flow

2 Testing and Fault-Tolerance: Test generation for resistive opens in CMOS

Arun Krishnamachary, Jacob A. Abraham

April 2002 **Proceedings of the 12th ACM Great Lakes symposium on VLSI**Full text available: [pdf\(100.35 KB\)](#) Additional Information: full citation, abstract, references, index terms

This paper develops new techniques for detecting both stuck-open faults and resistive open faults, which result in increased delays along some paths. The improved detection of CMOS open defects is made possible by a new delay fault model which combines the advantages of the gate delay fault model and the path delay fault model. We develop a test generation methodology for this fault model which enables generation of test vectors that test a percentage of the longest sensitizable paths in the des ...

Keywords: defect detection, delay testing, resistive opens

3 A new gate delay model for simultaneous switching and its applications

Liang-Chi Chen, Sandeep K. Gupta, Melvin A. Breuer

June 2001 **Proceedings of the 38th conference on Design automation**Full text available: [pdf\(163.28 KB\)](#) Additional Information: full citation, abstract, references, citations, index terms

4 Physical considerations in high-level synthesis: A watermarking system for IP protection by a post layout incremental router

Tingyuan Nie, Tomoo Kisaka, Masahiko Toyonaga

June 2005 **Proceedings of the 42nd annual conference on Design automation**Full text available: [pdf\(1.92 MB\)](#) Additional Information: full citation, abstract, references, index terms

In this paper, we introduce a new watermarking system for IP protection on post-layout design phase. Firstly the copyright is encrypted by DES (Data Encryption Standard) and then embedded by using an incremental router into the layout design. This watermarking technique uniquely identifies the circuit origin, yet is difficult to be detected or fabricated. The incremental router consists of a rip-up and a special re-router that inserts redundant bends into wires probabilistic. We evaluated the te ...

Keywords: Incremental router, intellectual property protection (IPP), post layout design, watermarking

5 A design flow for partially reconfigurable hardware

Ian Robertson, James Irvine

May 2004 **ACM Transactions on Embedded Computing Systems (TECS)**, Volume 3 Issue 2Full text available: [pdf\(698.30 KB\)](#) Additional Information: full citation, abstract, references, index terms

This paper presents a top-down designer-driven design flow for creating hardware that exploits partial run-time reconfiguration. Computer-aided design (CAD) tools are presented, which complement conventional FPGA design environments to enable the specification, simulation (both functional and timing), synthesis, automatic placement and routing, partial configuration generation and control of partially reconfigurable designs. Collectively these tools constitute the dynamic circuit switching CAD f ...

Keywords: FPGA, Viterbi decoder, configuration control, dynamically reconfigurable logic (DRL), power estimation, run-time reconfiguration (RTR)

6 Session 9A: System level test and reliability: Accurate CMOS bridge fault modeling with neural network-based VHDL saboteurs

Don Shaw, Dhamin Al-Khalili, Côme Rozon

November 2001 **Proceedings of the 2001 IEEE/ACM International conference on Computer-aided design**Full text available: [pdf\(137.79 KB\)](#) Additional Information: full citation, abstract, references, citations, index terms

This paper presents a new bridge fault model that is based on a multiple layer feedforward neural network and implemented within the framework of a VHDL saboteur cell. Empirical evidence and experimental results show that it satisfies a prescribed set of bridge fault model criteria better than existing approaches. The new model computes exact bridged node voltages and propagation delay times with due attention to surrounding circuit elements. This is significant since, with the exception of full ...

Keywords: CMOS ICs, VHDL, bridge defects, fault models, fault simulation, neural networks

7 Hierarchical physical design methodology for multi-million gate chips

Wei-Jin Dai

April 2001 **Proceedings of the 2001 international symposium on Physical design**

Full text available: [pdf\(136.52 KB\)](#) Additional Information: [full citation](#), [abstract](#), [citations](#), [index terms](#)

In this paper, a design methodology for the implementation of multi-million gate system-on-chip designs is described.

Keywords: deep sub-micron, floorplanning, hierarchical design, partitioning, physical prototype, placement

8 **An effective low power design methodology based on interconnect prediction**

Shih-Hsu Huang

March 2001 **Proceedings of the 2001 International workshop on System-level interconnect prediction**

Full text available: [pdf\(150.24 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

The demand for low power digital systems has motivated significant research. However, the power estimation at the logic level is a difficult task because interconnect plays a role in determining the total chip power dissipation. As a result, the power optimization at the logic level may be inaccurate due to the lack of physical place and route information. In this paper, we will present an effective low power design methodology based on interconnect prediction at the logic level. The propos ...

9 **Power and timing modeling for ASIC designs**

W. Roethlis, A. M. Zarkesh, M. Andrews

February 1998 **Proceedings of the conference on Design, automation and test in Europe**

Full text available: [pdf\(44.70 KB\)](#) Additional Information: [full citation](#), [references](#), [index terms](#)

[Publisher Site](#)

10 **A practical clock tree synthesis for semi-synchronous circuits**

Masahiko Toyonaga, Keichi Kurokawa, Takuya Yasui, Atsushi Takahashi

May 2000 **Proceedings of the 2000 International symposium on Physical design**

Full text available: [pdf\(163.92 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#)

Keywords: clock scheduling, clock-input timing, environmental and manufacturing conditions, semi-synchronous, various timing clock tree, zero skew clock tree

11 **A sensitivity based placer for standard cells**

Bill Halpin, C. Y. Roger Chen, Nareesh Sehgal

March 2000 **Proceedings of the 10th Great Lakes symposium on VLSI**

Full text available: [pdf\(553.34 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We present a new timing driven method for global placement. Our method is based on the observation that similar net length reductions in the different nets that make up a path may not impact the path delay in the same way. For each net in the design, we compute the net *sensitivity*, or the path delay reduction as a result of net length improvements. We use very accurate delay models that include the impact of waveform slope and driver loading effects. Our new timing driven algorithm use ...

12 **Vertical benchmarks for CAD**

Christopher Inacio, Herman Schmit, David Nagle, Andrew Ryan, Donald E. Thomas, Yingfai-Tong, Ben Klass

June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation**

Full text available: [pdf\(90.16 KB\)](#) Additional Information: [full citation](#), [references](#), [index terms](#)

13 **Robust IP watermarking methodologies for physical design**

Andrew B. Kahng, Stefanus Mantik, Igor L. Markov, Miodrag Potkonjak, Paul Tucker, Huijuan Wang, Gregory Wolfe

May 1998 **Proceedings of the 35th annual conference on Design automation - Volume 00**

Full text available: [pdf\(425.94 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

[Publisher Site](#)

Increasingly popular reuse-based design paradigms create a pressing need for authorship enforcement techniques that protect the intellectual property rights of designers. We develop the first intellectual property protection protocols for embedding design watermarks at the physical design level. We demonstrate that these protocols are transparent with respect to existing industrial tools and design flows, and that they can embed watermarks into real-world industrial designs ...

Keywords: intellectual property test, system-on-chip test, testing embedded core

14 **VAMP: a VHDL based concept for accurate modeling and post layout timing simulation of electronic systems**

Bernhard Wunder, Gunther Lehmann, Klaus D. Müller-Glaser

June 1996 **Proceedings of the 33rd annual conference on Design automation**

Full text available: [pdf\(330.37 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

15 **VHDL & Verilog compared & contrasted—plus modeled example written in VHDL, Verilog and C**

Douglas J. Smith

June 1996 **Proceedings of the 33rd annual conference on Design automation**

Full text available: [pdf\(58.55 KB\)](#) Additional Information: [full citation](#), [references](#), [index terms](#)

Results 1 - 15 of 15

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.
[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [RealPlayer](#)



Search Results

BROWSE SEARCH IEEE XPLORE GUIDE

Results for "[standard delay format<in>metadata]"

Your search matched 3 of 1192192 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[View Session History](#)

[New Search](#)

Modify Search

☐ Key ☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

Select Article Information

☐ 1. IEEE standard for standard delay format (SDF) for the electronic design process

IEEE Std 1497-2001

14 Dec. 2001

AbstractPlus | Full Text: PDF(480 KB) IEEE STD

☐ 2. OLIVIA: object oriented logic simulation implementing the VITAL standard

Fleischmann, J.; Schlegelmatt, R.; Peller, M.; Frolich, N.;

VLSI, 1997. Proceedings. Seventh Great Lakes Symposium on

13-15 March 1997 Page(s):31 - 58

AbstractPlus | Full Text: PDF(508 KB) IEEE CNF

☐ 3. Delay and power calculation standards - Part 3: Standard Delay Format (SDF) for design process

IEC 61523-3 First edition 2004-08; IEEE 1497

2004 Page(s):0_1 - 94

AbstractPlus | Full Text: PDF(786 KB) IEEE STD